This exam is open book and open notes. Credit for problems requiring calculation will be given only if you show your work.

1. **Floating Point**

   Translate the IEEE single-precision floating point numbers shown below to their decimal equivalent and write them in the space provided below.

   Value of number: ________________

   Value of number: ________________

   Value of number: ________________

   Value of number: ________________
2. Verilog / Logic & Arithmetic

We would like to design a shifter module in Verilog with the inputs, outputs, and function described below. When DIR=0, it shifts the input left by the number of bits specified by AMT. When DIR=1, it shifts the input right by the number of bits specified by AMT. All shifts are logical shifts, i.e., the values that are “shifted in” are all zero.

```
module Shifter(DIR, AMT, SHIN, SHOUT);
```

Fill in the Verilog module declaration below to show all input and output ports and the behavioral code necessary to perform the desired function (you may use either an assign statement or an always block).

```
module Shifter(DIR, AMT, SHIN, SHOUT);
```

endmodule
3. Single-Cycle Processor Design 30 Points

Modify the single-cycle processor design in the book to implement the shifting instruction “srl” (shift-right-logical) using the shifter designed in problem 2. The srl instruction is used in assembly language like this:

\[ \text{srl } rd, rt, \text{ shamt} \]

The register transfer for this instruction is as follows:

\[ \text{Reg}[rd] \leftarrow \text{Reg}[rt] \gg \text{shamt}; \]

The srl instruction is encoded as an R-Type instruction, with \text{opcode}=0 and \text{funct}=2. Show all changes to the datapath along with any changes to the Control Unit or ALU Control modules in the space provided below.

![Datapath Diagram]

Control Table

<table>
<thead>
<tr>
<th>Instruction</th>
<th>RegDst</th>
<th>ALUSrc</th>
<th>MemtoReg</th>
<th>RegWrite</th>
<th>MemRead</th>
<th>MemWrite</th>
<th>Branch</th>
<th>ALUOp1</th>
<th>ALUOp0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R-format</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>lw</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>sw</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>beq</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Assume that the shifter module has a delay of 3 ns.

(a) Calculate delay of the longest path in your modified circuit when performing the srl instruction.

(b) Calculate the longest path for all instructions in your modified circuit.

4. Multicycle Processor Design (Datapath) 15 Points

We wish to modify the multicycle processor design to implement the srl instruction described in Problem 3. Show all changes on the diagram on the next page.